SemII ETPX BYEST Dec.15 (B45) 19/11/15

QP Code: 6263

(3 Hours) [Total Marks: 80

| N.B | . : | (1) Question No.1 is compulsory. | |
|-----|-----|--|----|
| | | (2) Attempt any three out of remaining. | |
| | | (3) Assume suitable data wherever required. | Š |
| 1. | (a) | Draw CMOS implementation of D Flip Flop. Implement $y = \overline{A + B \cdot C}$ using dynamic CMOS logic. Explain latchup in CMOS inverter. Define scaling. Explain significance of scaling in VLSI circuits. | 20 |
| | (b) | Implement $y = \overline{A + B \cdot C}$ using dynamic CMOS logic. | • |
| | (c) | Explain latchup in CMOS inverter. | |
| | (d) | Define scaling. Explain significance of scaling in VLSI circuits. | |
| | | • | |
| 2. | (a) | Draw CLA (carry lookahead adder) carry chain using. (i) Static CMOS logic (ii) Dynamic CMOS logic (iii) Pseudo NMOS logic | 10 |
| | | (i) Static CMOS logic - | |
| | | (ii) Dynamic CMOS logic | |
| | | (iii) Pseudo NMOS logic | |
| | (b) | Draw 1T DRAM cell and explain it's read write and refresh operation. | 10 |
| | | | |
| 3 | (a) | Explain clock generation networks and distribution networks used in VLSI | 10 |
| | | circuits. | |
| - | (b) | Give and explain CMOS input & output protection circuits. | 10 |
| | | | |
| 4. | (a) | 39 | 10 |
| | | operation using the same. | |
| | (b) | Explain programming techniques used for EEPROM. | 10 |
| | | The state of the s | |
| 5 | (a) | 000 | 10 |
| | | in dynamic CMOS logic to over come it's drawback. | |
| | (b) | Explain operating regions of CMOS inverter with equations. | 10 |
| 6. | Wr | te short notes $\overline{\rho}$ | 20 |
| • | (a) | ٠ | |
| | (b) | | |
| | (c) | Array multiplier | |
| | (-) | | |